



F I G. 1




F I G. 2












F I G. 6



F I G. 7






CIRCUIT DATA 709 ENCRYPTION-DECRYPTION APPARATUS CIRCUIT DATA 715 CHELD DATA 711 ENCRYPTION/ DECRYPTION DATA HOLDING PORTION SELECTOR 708b 710~ 7<u>0</u>7 704 708a FPGA CIRCUIT DATA GENERATIN PORTION 705\ GENERATOR RANDOM 9Ó/ INPUT DATA 702

dentify there are the finely and the


F I G. 10



3×

G. ENCRYPTION-DECRYPTION APPARATUS CIRCUIT UPDATE

POSTING
SIGNAL 905 901 903 HELD DATA 906 ENCRYPTION/ DECRYPTION DATA HOLDING PORTION VARIABLE -904 CONFIGURATION PROCESSING CIRCUIT 908 INPUT DATA 902 OUTPUT CIRCUIT DATA ~913 DATA FPGA CIRCUIT DATA GENERATING PORTION -909 907 TIMER CIRCUIT DATA 912 910 **SELECTOR** 91,1rí 911a 911b DATA DATA DATA CIRCUIT CIRCUIT PORTION PORTION DATA CIRCUIT 911  $\sim$ PORTION



F I G. 13

